

FIG. 4A <sup>2A</sup>




FIG. 4B <sup>2B</sup>




FIG. 1

Drawn by A. J. 97





FIG. 5



FIG. 7A


5A




TO FIG. 7B

5A

FROM FIG. 7A




GREATER THAN 50% ACTIVITY



TO FIG. 7C

5B  
FIG. 7B



56  
FIG. 76





CU CONCLUDES IT  
MAY ALTER ITS  
DELAY VECTOR TO  
ALLOW THE FARTHEST  
RU'S TO SYNCHRONIZE  
TO THE SAME FRAME  
AS THE NEAREST RU'S  
AND BROADCASTS A  
MESSAGE TO ALL RU'S  
INDICATING WHEN AND  
BY HOW MUCH IT WILL  
ALTER ITS DELAY  
VECTOR

248

EACH RU RECEIVES  
BROADCAST AND  
ALTERS ITS DELAY  
VECTOR BY AMOUNT  
INSTRUCTED AT TIME  
CU ALTERS ITS DELAY  
VECTOR


250

EACH RU REINITIATES  
SYNCHRONIZATION  
PROCESS

7  
FIG. 9

PRECURSOR EMBODIMENT





9  
 FIG. 12






FIG. 13<sup>10</sup>

INCREASING ADDRESS #



15  
FIG. 17



11  
FIG. 18




FIG. 14




FIG. 12






FIG. 13



16  
FIG. 20



PREFERRED TRELLIS ENCODER

FIG. 42

17

MAPPING FOR FALL-BACK MODE - LSB'S





FIG. 43

21





18  
FIG. 21

CODE	INPHASE	QUADRATURE	
0000	111	111	= -1 -
0001	001	111	= 1 -
0010	001	001	= 1 +
0011	111	001	= -1 +
0100	011	111	= 3 -
0101	001	011	= 1 + 3*
0110	101	001	= -3 +
0111	111	101	= -1 - 3*
1000	011	011	= +3 + 3*
1001	101	011	= -3 + 3*
1010	101	101	= -3 - 3*
1011	011	101	= 3 - 3*
1100	111	011	= -1 + 3*
1101	101	111	= -3 -
1110	001	101	= 1 - 3*
1111	011	001	= 3 +

19  
FIG. 22

This document contains information that is classified as CONFIDENTIAL. It is to be controlled in accordance with the provisions of the Atomic Energy Act of 1954, as amended, and the rules and regulations promulgated thereunder.

INFORMATION  
VECTOR [B]  
FOR EACH  
SYMBOL

ORTHOGONAL  
CODE MATRIX

$$\begin{matrix} 483 \\ 481 \end{matrix} \begin{bmatrix} 0110 \\ 1111 \\ 1101 \\ 0100 \\ \vdots \\ \vdots \end{bmatrix} \times \begin{bmatrix} C_{1,1} & C_{1,2} & \dots & C_{1,144} \\ C_{2,1} & C_{2,2} & \dots & C_{2,144} \\ \vdots & \vdots & & \vdots \end{bmatrix}$$

20A

FIG. 23A

REAL  
PART OF  
INFO  
VECTOR  
[b] FOR  
FIRST  
SYMBOL

REAL  
PART OF  
RESULT  
VECTOR

$$\begin{matrix} 405 \end{matrix} \begin{bmatrix} +3 \\ -1 \\ -1 \\ +3 \end{bmatrix} \cdot \begin{matrix} 407 \\ \begin{bmatrix} 1 & 1 & 1 & 1 \\ -1 & -1 & 1 & 1 \\ -1 & 1 & -1 & 1 \\ -1 & 1 & 1 & -1 \end{bmatrix} \end{matrix} = \begin{matrix} 409 \\ \begin{bmatrix} 4 \\ 0 \\ 0 \\ -8 \end{bmatrix} \end{matrix}$$

$$[b_{\text{REAL}}] \times [\text{CODE MATRIX}] = [R_{\text{REAL}}] = \text{"CHIPS OUT" ARRAY-REAL}$$

20B

FIG. 23B

When using a 2-bit phase selector, the phase difference between adjacent symbols is 90 degrees.

LSBs y1 y0	PHASE	1+jQ
00	0	3-j
01	90	1+j3
10	180	-3+j
11	-90	-1-j3

MSBs y3 y2	PHASE difference (2nd-1st symbol)	1+jQ WHEN LSB=00	1+jQ WHEN LSB=01	1+jQ WHEN LSB=10	1+jQ WHEN LSB=11
00	0	3-j	1+j3	-3+j	-1-j3
01	90	1+j3	-3+j	-1-j3	3-j
10	180	-3+j	-1-j3	3-j	1+j3
11	-90	-1-j3	3-j	1+j3	-3+j

LSB & MSB FALLBACK MODE MAPPINGS

FIG. 44  
22




FIG. 24




FIG. 25




FIG. 35  
25




FIG. 36  
26







FIG. 27

DIGITAL MODEM BLOCK DIAGRAM



MODEM  
Cu Rev  
FIG. 28



29  
 FIG. 26

This document contains information that is classified as CONFIDENTIAL and is intended for the use of the recipient only. It is not to be distributed, copied, or otherwise disclosed to the public or other personnel without the express written approval of the originator. If you are not the intended recipient, you should not disseminate, distribute or take any action in reliance on the information herein. If you have received this document in error, please notify the originator immediately by return mail or telephone.





When any one of the above mentioned conditions occur, the system will be able to detect the error and correct it.




FIG. 24 31

COAXIAL  
CABLE OR  
OTHER MEDIA

SYNCH. LOGAL 000

SYNTHESIZED LOCAL MASTER CARRIER

TO/ FROM CIRCUITS & MEMORY  
NEEDING CONTROL/DATA


CPU RECEIVER

CU

RECEIVER

FIG. 24 31


FIG. 28A is a block diagram of a transmitter system.



CU TRANSMITTER  
FIG. 28A 32



When any error occurs, the error signal is used to control the tracking error detector.



FRAME DETECTOR / RANGING DETECTOR  
FIG. 28

# GAP ACQUISITION TIMING






FIG. 39 35



36  
 FIG. 40



37  
 FIG. 41

FINE TUNING  
 TO CENTER  
 BARKER CODE

This document contains information that is classified as CONFIDENTIAL








FIG. 28B  
39




FIG. 28C  
40







FIG. 28D  
41




42  
FIG. 46



43  
FIG. 47




44  
FIG. 48




RU RANGING  
 FIG. 29

~~4/25~~  
 4/25




CU SIDE AUTHENTICATION WITH EDGE PULSES

FIG. 30




CU RANGING & CONTENTION RESOLUTION  
 RANGING AND CONTENTION RESOLUTION  
 CU SIDE

FIG. 31 48  
 47



CONTENTION RESOLUTION - RU  
USING BINARY STACK

FIG. 33 <sup>49</sup>  
112




RANGING - RU SIDE  
 BINARY TREE  
 ALGORITHM

FIG. 32

50  
 49








FRAME DETECTOR  
FRAME SYNC/KILOFRAME DETECT

FIG. 52  
51



STATE MACHINE  
FIG. 53  
52

PRECHANNEL  
EQUALIZATION  
TRAINING ALGORITHM

TIME  
ALIGN-  
MENT

1101  
1100  
RU PICKS CODE #4 OF FIRST 8 ORTHOGONAL  
CODES AND TRANSMITS ANY BINARY DATA  
USING CODE 4 TO SPREAD AND USING BPSK  
MODULATION.

1102  
CU CORRELATES RECEIVED SIGNAL AGAINST  
EACH OF FIRST 8 ORTHOGONAL CODES

1104  
IS THE TRANSMITTED DATA  
FROM THE RU RECOVERED  
FROM THE CODE #4  
CORRELATION PROCESS?

NO

1106  
GO BACK  
TO FINE  
TUNING  
PROCESS  
FOR RANGING  
AND CENTER  
BARKER CODE  
FROM RU

YES

1108  
SET GAIN OF RU XMTR AMPLIFIER TO 1  
AND SET GAIN OF CU RCVR G2  
AMPLIFIER TO AN APPROXIMATION  
OF PROPER GAIN FOR CODE 4

POWER  
ALIGNMENT

1110  
ALLOW ADAPTIVE GAIN CONTROL CKT  
IN CU TO SETTLE IN ON A NEW  
GAIN LEVEL DURING TRAINING  
SEQUENCE

1112  
SEND CU GAIN SO DERIVED TO  
RU FOR SETTING GAIN OF RU  
TRANSMITTER SCALING AMPL. AND  
SET CU GAIN TO 1

TO FIG. 45B


530

54A  
FIG. 45A

53A

FROM FIG. 45A

UPSTREAM  
EQUALIZATION



1114  
 CU SENDS MESSAGE TO RU TELL  
 IT TO SEND EQUALIZATION DATA TO  
 CU USING ALL 8 OF THE FIRST  
 8 ORTHOGONAL CYCLIC CODES  
 AND BPSK MODULATION.

1116  
 RU SENDS SAME TRAINING DATA TO  
 CU ON 8 DIFFERENT CHANNELS  
 SPREAD BY EACH OF FIRST 8  
 ORTHOGONAL CYCLIC CODES.

1118  
 CU RECEIVER RECEIVES DATA,  
 AND FFE 765, DFE 820 AND  
 LMS 830 PERFORM ONE ITERATION  
 OF TAP WEIGHT (COEFFICIENT)  
 ADJUSTMENTS.

1120  
 TAP WEIGHT (COEFFICIENT)  
 ADJUSTMENTS CONTINUE  
 UNTIL CONVERGENCE WHEN  
 ERROR SIGNALS DROP OFF  
 TO NEAR ZERO.

1122  
 AFTER CONVERGENCE DURING  
 TRAINING INTERVAL, CU SENDS  
 FINAL FFE AND DFE COEFFICIENTS  
 TO RU.

1124  
 RU SETS FINAL FFE & DFE  
 COEFFICIENTS INTO PRECODE  
 FFE/DFE FILTER IN  
 TRANSMITTER.


1126  
 CU SETS COEFFICIENTS OF  
 FFE 765 AND DFE 820 TO  
 ONE FOR RECEPTION OF  
 UPSTREAM PAYLOAD DATA.

TO FIG. 45C

54B  
 FIG. 45B  
 538

FROM FIG. 45B

DOWNSTREAM  
EQUALIZATION




54c  
FIG. 45C

53c


TDMA, STDMA, F  
INVERSE FOURIER;  
SCDMA, CDMA OR

any other modulation scheme in the down stream (CDMA),  
the up stream (STDMA, FDM, or other)



55  
54  
FIG. 40

FIG. 50 is a block diagram of a simple CDSSS receiver.




SIMPLE CDSSS SPECTRUM RECEIVER

FIG. 50

57


FIG. 51



SIMPLE RU SPREAD SPECTRUM TRANSMITTER

FIG. 51  
51  
56

FIG. 5 is a block diagram of a synchronous TDMA system, showing the flow of data and control signals between the various components.



SYNCHRONOUS TDMA SYSTEM

FIG. 5

58  
57



OFFSET	1B ASIC		2A ASIC	
(Chips)	RGSRH	RGSRL	RGSRH	RGSRL
0	0x0000	0x8000	0x0001	0x0000
1/2	0x0000	0xC000	0x0001	0x8000
1	0x0000	0x4000	0x0000	0x8000
-1	0x0001	0x0000	0x0002	0x0000

FIG. 58

### Training Algorithm






FIG. 59

### Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING  
FIG. 60


# EQ Stability Check



Note:  $Thrd_{coeff} = 7F00H$   $Thrd_{stable} = 10^{-3}$

FIG. 61

# Periodic 2-Step Training Algorithm




CONFIDENTIAL

Note:  
 1. For US, use PR instead of CE  
 2. The parameters are:

	DS	US
K1	30	30
K2	20	30
N	5	3
M	3	3

FIG. 62

# RACM Correction




Note:  $Thrd_{amp} = TBD$

$Thrd_{phase} = TBD$

ROTATIONAL AMPLIFIER CORRECTION

FIG. 63


# EQ Convergence Check



Note:  $Thrl_d_{converge} = 10^{-5}$

FIG. 64

# Power Alignment Flow Chart



CONFIDENTIAL

Note: TH = 600H  
N = 12

FIG. 65





FIG. 66



Total Turn Around (TTA) in frames = Offset

FIG. 67

CONFIDENTIAL






FIG. 68

Figure 3.1. Frame start propagation along the channel.

CONFIDENTIAL




FIG. 69

Control message (downstream) and function (upstream) propagation in a 3 frames TTA channel






FIG. 70

This figure is a schematic diagram of a signal structure. It shows two horizontal bars representing signal segments. The top bar is divided into three frames, labeled 1642, 1644, and 1646. A gap is shown at the beginning of the top bar. The bottom bar is also divided into segments, with a gap at the end. A ranging receiving window, labeled 1640, is shown as a shaded area on the bottom bar. A single chip is indicated by a dashed arrow above the first segment of the bottom bar. Two large arrows originate from the center of the top bar and point towards the ends of the bottom bar, forming a wide triangle.




Figure 3.4: Overall view of the CU sensing windows in a “boundless ranging” algorithm

FIG. 71

Chip\FR	1	2	3	4	5	6	7		33
1	0	0	1	0	0	1	1	...	0
2	1	0	0	1	1	1	1	...	
3	0	0	0	1	1	1			
4	0	0	0	1	0	0	0	...	0
5	0	1	0	0	1				
6	0	0	1	1	1				
7	0	0	0	1	1				
8	0	0	0	0	1	0	0	...	

FIG. 72

This figure shows a table of data for 8 chips and 33 frames. The table is a 8x10 grid. The first column is labeled 'Chip\FR' and the last column is labeled '33'. The rows are labeled 1 through 8. The columns are labeled 1 through 7, followed by an empty column, and then 33. The data is as follows:

UPSTREAM EQUALIZATION

CU SENDS MESSAGE TO RU TELLING IT TO SEND EQUALIZATION DATA TO CU USING ALL 8 OF THE FIRST 8 ORTHOGONAL CYCLIC CODES AND BPSK MODULATION.

1116

RU SENDS SAME TRAINING DATA TO CU ON 8 DIFFERENT CHANNELS SPREAD BY EACH OF FIRST 8 ORTHOGONAL CYCLIC CODES.

1118

CU RECEIVER RECEIVES DATA, AND FFE 765, DFE 820 AND LMS 830 PERFORM ONE ITERATION OF TAP WEIGHT (COEFFICIENT) ADJUSTMENTS.

1120

TAP WEIGHT (COEFFICIENT) ADJUSTMENTS CONTINUE UNTIL CONVERGENCE WHEN ERROR SIGNALS DROP OFF TO NEAR ZERO.

1122

AFTER CONVERGENCE DURING TRAINING INTERVAL, CU SENDS FINAL FFE AND DFE COEFFICIENTS TO RU.

1124

RU CONVOLVES SE CIRCUIT WITH FINAL FFE & DFE COEFFICIENTS INTO PRECODE FFE/DFE FILTER IN TRANSMITTER AND LOADS NEWLY CALCULATED COEFFICIENTS INTO RU XMITR PRECODE FILTER

TRANSPARENCY VALUES

1126

CU SETS COEFFICIENTS OF PRE 765 AND DFE 820 TO ONE FOR RECEPTION OF UPSTREAM PAYLOAD DATA.

54B  
FIG. 45B

FAXED TO  
DI MUELLER  
10/25/00  
(909) 596-3733

FROM FIG. 45B

DOWNSTREAM  
EQUALIZATION

1120  
CU SENDS EQUALIZATION TRAINING DATA TO RU SIMULTANEOUSLY ON 8 CHANNELS SPREAD ON EACH CHANNEL BY ONE OF THE FIRST 8 ORTHOGONAL CYCLIC CODES MODULATED BY BPSK.

1130  
RU RECEIVER RECEIVES EQUALIZATION TRAINING DATA IN MULTIPLE ITERATIONS AND USES LMS 830, FFE 765, DFE 820 AND DIFFERENCE CALCULATION CIRCUIT 832 TO CONVERGE ON PROPER FFE AND DFE TAP WEIGHT COEFFICIENTS.


1132  
AFTER CONVERGENCE, CPU READS FINAL TAP WEIGHT COEFFICIENTS FOR FFE 765 AND DFE 820 AND LOADS THESE TAP WEIGHT COEFFICIENTS INTO FFE/DFE CIRCUIT 764; CPU SETS FFE 765 AND DFE 820 COEFFICIENTS TO INITIALIZATION VALUES.

CONVOLVES THESE  
SE FILTER TAP  
WEIGHTS WITH  
THE OLD FILTER  
TAP WEIGHTS  
OF THE FFE AND  
DFE FILTERS OF  
THE CE CIRCUIT 764  
AND LOADS THE  
NEWLY CALCULATED  
TAP WEIGHTS  
INTO THE  
FFE AND DFE  
FILTERS OF  
THE CE CIRCUIT

54C  
FIG. 45C  
530

DOWNSTREAM EQUALIZATION

### Initial 2-Step Training Algorithm



2-STEP INITIAL EQUALIZATION TRAINING  
FIG. 60